

100




FIG. 1A




FIG. 1B




FIG. 2




FIG. 4




FIG. 5A






FIG. 5E



39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
1	0	0	PS	S*	SX	SY	V/S	SA	DA	Sub-op	1	Pred	PL	Sxt	Syt	Rnd	S*	S*	S*	0	SA	DA	abs	0	0																		
										da = + sx*sy	Nop	0	0	0											Lt																		
										da = +/- (sx*sy) + sa	Add	0	0	1											Lt																		
										da = +/(sx*sa) + sy	Add	0	1	0											Lt																		
										da = +/- (sx*sy) - sa	Sub	0	1	1											Lt																		
										da = +/- (sx*sa) - sy	Sub	1	0	0											Lt																		
										da = min(+/- sx*sy, sa)	Min	1	0	1											Gx																		
										da = min(+/- sx*sa, sy)	Min	1	1	0											Gx																		
										da = max(+/- sx*sy, sa)	Max	1	1	1											Gx																		

Lt

Lt

Lt

Lt

Gx

Gx

Gx

FIG.

39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	
1	0	0	PS	S*	SX			SY			V/S		SA	DA	0	1	0		Add	
																	1	0	0	Sub
																	1	1	0	Min

$$\begin{aligned} da &= +/-(mx \cdot sa) + my \\ da &= +/-(mx \cdot sa) - my \\ da &= \min(+/-mx \cdot sa, my) \end{aligned}$$

20-bit ISA

39	19
0	0
0	1
1	0
1	1

20-bit parallel
20-bit serial
40-bit extended
20-bit serial

Control || Control
Control # Control
DSP, extensions/Shadow
DSP # DSP

DSP Instructions

33	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Multiply	1	0	0	PS	S*	SX	SY	V/S	SA	DA	Sub-op
	1	0	0	PS <td>S*</td> <td>SX<td>SY<td>V/S<td>SA<td>DA<td>Sub-op</td></td></td></td></td></td>	S*	SX <td>SY<td>V/S<td>SA<td>DA<td>Sub-op</td></td></td></td></td>	SY <td>V/S<td>SA<td>DA<td>Sub-op</td></td></td></td>	V/S <td>SA<td>DA<td>Sub-op</td></td></td>	SA <td>DA<td>Sub-op</td></td>	DA <td>Sub-op</td>	Sub-op
	da = sx*sy da = (sx*sy) + sa da = (sx*sa) + sy da = (sx*sy) - sa da = (sx*sa) - sy da = min(sx*sy,sa) da = min(sx*sa,sy) da = max(sx*sy,sa)										
	da = sx + sy da = sx + sy; sa = sx * sy; da = (sx + sy) * sa da = -(sx + sy) * sa da = min(sx*sy,sa) da = max(sx*sy,sa) da = sum(sa) (sx, sy unused)										
	da = ext(sx,sy) da = ext(sx,sa) * sy da = -ext(sx,sa) * sy da = ext(sx,sa) + sy da = ext(sx,sa) - sy da = ext(sx,sa) - sy ext(sa,da) ? (r = sx, lr = sy, lcs = lc										
Add	1	0	1	PS	+/-	SX	SY	V/S	SA	DA	Sub-op
	1	0	1	PS <th>+/-</th> <th>SX</th> <th>SY</th> <th>V/S</th> <th>SA</th> <th>DA</th> <th>Sub-op</th>	+/-	SX	SY	V/S	SA	DA	Sub-op
	1	1	0	PS <td>0</td> <td>SX<td>SY<td>x<td>x<td>x<td>1</td></td></td></td></td></td>	0	SX <td>SY<td>x<td>x<td>x<td>1</td></td></td></td></td>	SY <td>x<td>x<td>x<td>1</td></td></td></td>	x <td>x<td>x<td>1</td></td></td>	x <td>x<td>1</td></td>	x <td>1</td>	1
	1	1	0	PS <td>1</td> <td>SX<td>Type<td>x</td><td>ereg<td>1</td><td>1</td></td></td></td>	1	SX <td>Type<td>x</td><td>ereg<td>1</td><td>1</td></td></td>	Type <td>x</td> <td>ereg<td>1</td><td>1</td></td>	x	ereg <td>1</td> <td>1</td>	1	1
	1	1	1	PS <td>x</td> <td>SX<td>SY<td>SA<td>DA<td>V/S<td>Sub-op</td></td></td></td></td></td>	x	SX <td>SY<td>SA<td>DA<td>V/S<td>Sub-op</td></td></td></td></td>	SY <td>SA<td>DA<td>V/S<td>Sub-op</td></td></td></td>	SA <td>DA<td>V/S<td>Sub-op</td></td></td>	DA <td>V/S<td>Sub-op</td></td>	V/S <td>Sub-op</td>	Sub-op

Control and specifier Extensions

19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

Mul	0	Pred	PL	Sxt	Sxt	Rnd	Li	S*	S*	S*	abs	0	0
	0	Pred	PL	Sxt	Sxt	Rnd	Gx	S*	S*	S*	abs	0	0

Add	0	Pred	PL	Sxt	Sxt	Sxt	Rnd	Li	Sub-ext	+/	+/	+/	x	x
	0	Pred	PL	Sxt	Sxt	Sxt	Rnd	Li	Sub-ext	+/	+/	+/	x	x
										x	V/S	Rnd	Fp	Fp
										tr-cl	Gx	Fp		

Ext	0	Pred	PL	Sxt	Sxt	Sxt	Rnd	Li	Sub-ext	+/	+/	+/	x	x
	0	Pred	PL	Sxt	Sxt	Sxt	Rnd	Li	Sub-ext	+/	+/	+/	x	x
										x	V/S	Rnd	Fp	Fp
										tr-cl	Gx	Fp		

Type	0	Pred	PL	Sxt	Sxt	Sxt	Rnd	Li	Sub-ext	+/	+/	+/	x	x
	0	Pred	PL	Sxt	Sxt	Sxt	Rnd	Li	Sub-ext	+/	+/	+/	x	x
										x	V/S	Rnd	Fp	Fp
										tr-cl	Gx	Fp		

Type/offset/permute extensions

19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

Type	0	Pred	PL	Sxt	Sxt	Sxt	Rnd	Li	Sub-ext	+/	+/	+/	x	x
	0	Pred	PL	Sxt	Sxt	Sxt	Rnd	Li	Sub-ext	+/	+/	+/	x	x
										x	V/S	Rnd	Fp	Fp
										tr-cl	Gx	Fp		

Shadow DSP

19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

Op	0	Op	PL	op	ereg	ereg	1	SA	DA	Sub-op
	0	Op	PL	op	ereg	ereg	1	SA	DA	Sub-op

FIG. 6 E

[illegible]

<B113, 811913-10> == U15:POS

FIG. 6

Extended Control

Bits 13:2 of upper half (38:20)																			
13	12	11	10	9	8	7	6	5	4	3	2	19	18	17	16	15	14	13	12
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
UI4: length		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
UI4: outer LC		UI4: inner LC		UI4: outer LC		UI4: inner LC		UI4: outer LC		UI4: inner LC		UI4: outer LC		UI4: inner LC		UI4: outer LC		UI4: inner LC	
RX		RX		RX		RX		RX		RX		RX		RX		RX		RX	
RX		RX		RX		RX		RX		RX		RX		RX		RX		RX	
PX		D		PZ		PZ		PZ		PZ		PZ		PZ		PZ		PZ	
RX		RX		RX		RX		RX		RX		RX		RX		RX		RX	
H/L		Fill		Type		Type		Type		Type		Type		Type		Type		Type	
RX		RX		RX		RX		RX		RX		RX		RX		RX		RX	
M2		RX		RX		RX		RX		RX		RX		RX		RX		RX	
storet		RX		RX		RX		RX		RX		RX		RX		RX		RX	
Add/subi		RX		RX		RX		RX		RX		RX		RX		RX		RX	
mini.maxi		RX		RX		RX		RX		RX		RX		RX		RX		RX	
andi.on		RX		RX		RX		RX		RX		RX		RX		RX		RX	

Fill: Sign/Zero

Bit 15 is continuation of inner LC

andp, orp, andorp, orandp: pz = (px rel op py) rel op pv)

FIG. 6

[illegible]

	PL	PS	Rnd	S*	DA	V/S	L1	S*	\$*	\$*
	PL	PS	Rnd	S*	DA <td>V/S</td> <td>L1</td> <td>+/-</td> <td>S*</td> <td>ereqs</td>	V/S	L1	+/-	S*	ereqs
	PL	PS	Rnd	S*	DA <td>V/S</td> <td>L1</td> <td>=/+</td> <td>S*</td> <td>N/X</td>	V/S	L1	=/+	S*	N/X
	PL	PS	Rnd	S*	DA <td>V/S</td> <td>L1</td> <td>=/+</td> <td>S*</td> <td>\$A</td>	V/S	L1	=/+	S*	\$A
	PL	PS	Rnd	S*	DA <td>V/S</td> <td>L1</td> <td>=/+</td> <td>S*</td> <td>\$A</td>	V/S	L1	=/+	S*	\$A

[illegible][illegible][illegible][illegible][illegible][illegible]

	Group	Pred	opcode								imm20																												
39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

FIG. 6H

7-bit specifier: Parallel Store, Parallel Load in DSP Instructions

6	5	4	3	2	1	0
M/R	0	0	0	0	SPR: 0-15	
	0	0	1	0	reserved	
	0	1	0	0	sc-names	
	0	1	1	0	sc-names	
	1	0	0	0	SPR: 0-15	off
	1	0	0	1	SPR: 0-15	off
	1	1	0	0	SPR: 0-15	off

Mem[pcr] || pr == idx
Mem[pcr] == idx

pr: p14, p15

Always postupdate
Always preupdate

6-bit specifier: DSP Instructions

5	4	3	2	1	0
M/R	0	0	0	0	sc-names
	0	1	0	0	sc-names
	1	0	0	0	sc-names

Always postupdate

vector: RISC Instructions

4	3	2	1	0
0	0	0	0	sc-names
1	0	0	0	sc-names

4-bit specifier:

3	2	1	0
---	---	---	---

apr: r0-r15			
pu: (r0-r7)		qm	
0100			

RISC Instructions

20-bit DSP Instructions

20-bit Shadow DSP Instructions

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
AR	CB	CB	CB	CB	CB	CB	CB	CB	CB	CB	CB	CB	CB	CB	CB	CB	CB	CB	CB	CB	CB	CB	CB	CB	CB	CB	CB	CB	CB	CB	CB

sc-names:

0	0	0	0	0	0	0	0	0	0
1	0	0	1	0	0	1	0	0	1
2	0	0	0	0	1	1	0	0	0
3	0	0	0	0	0	0	0	1	1


SPR:

gpr-type
areg-type
A-cd
ple-cd
ob-cd
loop-cd
pcr
status

areg-names:

0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	--

FIG. 6 I






FIG. 8
(PRIOR ART)




FIG. 9
(PRIOR ART)





FIG. 10
System Overview



11A




FIG. 11B

Exemplary Filter coefficients for Goertzel Filter

frequency	$\cos(2\pi f / f_s)$	frequency index
350	31536	0
400	31163	1
425	30958	2
440	30829	3
480	30465	4
540	29863	5
600	29195	6
620	28958	7
660	28462	8
697	27978	9
700	27938	10
770	26955	11
780	26808	12
852	25700	13
900	24916	14
941	24218	15
1020	22802	16
1100	21280	17
1140	20487	18
1209	19072	19
1300	17120	20
1336	16324	21
1380	15332	22
1477	13084	23
1500	12539	24
1620	9634	25
1633	9314	26
1700	7649	27
1740	6644	28
1860	3595	29
1980	514	30
2040	-1029	31
2100	-2570	32
2280	-7147	33
2400	-10125	34
2600	-14875	35
3825	-32457	36

FIG. 11C

Exemplary Call Progress Tones

Frequency1	Frequency2	Call Progress Tone
350	440	ANSI T1.401 dial tone
425	0	Q.35 Dial Tone
440	480	ANSI T1.401 audible ringing
480	620	ANSI T1.401 line busy tone
480	620	ANSI T1.401 Reorder
400	0	Audible ringing
440	0	Dial Tone
440	0	ANSI T1.401 Fast Busy Tone
440	0	Busy Tone

FIG. 11D

1169




FIG. 11E




FIG. 11F






FIG. 116

Method for Fax V.21 Detection






FIG. 11H








FIG. 14

210







Fig. 15


Dynamic Data Blocks




Channel Control Structures




Frame Data Buffers




FB & Script Header Tables



AP Catalog



DMA Descriptor Lists



Channel Execution Queue




FIG 16





FIG. 17

FIG. 18


Time (arbitrary units)



CORE PROCESSOR 1
200A



CORE PROCESSOR 2
200B



...

CORE PROCESSOR N
200N

